<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	
	>
<channel>
	<title>
	Comments on: An ADC and DAC Integral Non-Linearity (INL)	</title>
	<atom:link href="https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/feed/" rel="self" type="application/rss+xml" />
	<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/</link>
	<description>Electronics Design and Modeling with Emphasis on Analog Design</description>
	<lastBuildDate>Thu, 13 Dec 2018 15:25:06 +0000</lastBuildDate>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	
	<item>
		<title>
		By: Calibrating the PSLab’s Analog Features for Maximum Accuracy &#8211; Pocket Science Lab		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-43891</link>

		<dc:creator><![CDATA[Calibrating the PSLab’s Analog Features for Maximum Accuracy &#8211; Pocket Science Lab]]></dc:creator>
		<pubDate>Thu, 13 Dec 2018 15:25:06 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-43891</guid>

					<description><![CDATA[[&#8230;] ADC and DAC Non-Linearity by Adrian S Nastase [&#8230;]]]></description>
			<content:encoded><![CDATA[<p>[&#8230;] ADC and DAC Non-Linearity by Adrian S Nastase [&#8230;]</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Adrian S. Nastase		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-25848</link>

		<dc:creator><![CDATA[Adrian S. Nastase]]></dc:creator>
		<pubDate>Wed, 22 Jul 2015 19:48:10 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-25848</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-25629&quot;&gt;Josh&lt;/a&gt;.

I need to see a schematic or a block diagram at the very least. For the moment, if I understand this correctly, I can tell you that if adjusting the DAC you only have 6/10/15 counts, that is too low. It means that the DAC maximum voltage is too high. 

The solution is to create an attenuator after the DAC, that will bring the DAC full range to the maximum voltage you need for calibration. That way, instead of 15 counts maximum, you will have the full DAC counts, 256 for and 8-bit DAC or 4096 for a 12-bit DAC. 

If you are interested to continue this discussion answer here, and I will send you my email address.]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-25629">Josh</a>.</p>
<p>I need to see a schematic or a block diagram at the very least. For the moment, if I understand this correctly, I can tell you that if adjusting the DAC you only have 6/10/15 counts, that is too low. It means that the DAC maximum voltage is too high. </p>
<p>The solution is to create an attenuator after the DAC, that will bring the DAC full range to the maximum voltage you need for calibration. That way, instead of 15 counts maximum, you will have the full DAC counts, 256 for and 8-bit DAC or 4096 for a 12-bit DAC. </p>
<p>If you are interested to continue this discussion answer here, and I will send you my email address.</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Josh		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-25629</link>

		<dc:creator><![CDATA[Josh]]></dc:creator>
		<pubDate>Thu, 16 Jul 2015 00:36:19 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-25629</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-412&quot;&gt;salty23&lt;/a&gt;.

Hi,
A broad maybe unanswerable wrong question from me but in hopes to find the solution or path.

Example:
I&#039;m calibrating a 1.5kw 50ohm 208v generator and the DAC count is too low.
It is a cal/verify test.
My points are 6/10/15
I know its hard without seeing actual stuff,
I am looking to calibrate the counts in a front panel window, to the pots on a measurement board.
Is there a specific adjustment typically on the measurement board that boost the DAC count ?
Or would my analog, digital board or 186 or MB have something also?
Op amp? / gain?


I made gain adjustments on a 5.5kw 50ohm 400v and it worked fine.
But the problem is that changing the fwd gain, it had to be changed each time during test, but in command line passed like a charm.
Any idea why the EEPROM had to be kept re adjusting?

Hope I&#039;m clear enough...]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-412">salty23</a>.</p>
<p>Hi,<br />
A broad maybe unanswerable wrong question from me but in hopes to find the solution or path.</p>
<p>Example:<br />
I&#8217;m calibrating a 1.5kw 50ohm 208v generator and the DAC count is too low.<br />
It is a cal/verify test.<br />
My points are 6/10/15<br />
I know its hard without seeing actual stuff,<br />
I am looking to calibrate the counts in a front panel window, to the pots on a measurement board.<br />
Is there a specific adjustment typically on the measurement board that boost the DAC count ?<br />
Or would my analog, digital board or 186 or MB have something also?<br />
Op amp? / gain?</p>
<p>I made gain adjustments on a 5.5kw 50ohm 400v and it worked fine.<br />
But the problem is that changing the fwd gain, it had to be changed each time during test, but in command line passed like a charm.<br />
Any idea why the EEPROM had to be kept re adjusting?</p>
<p>Hope I&#8217;m clear enough&#8230;</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Adrian S. Nastase		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-14555</link>

		<dc:creator><![CDATA[Adrian S. Nastase]]></dc:creator>
		<pubDate>Tue, 14 May 2013 04:37:30 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-14555</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-14506&quot;&gt;Jena&lt;/a&gt;.

You need to consider the ADC or DAC resolution (or the number of bits), the reference voltage, what kind of digital interface (parallel, SPI, I2C), the signal-to-noise ratio.  It really depends on your application.  Any ADC/DAC datasheet will show you these parameters.]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-14506">Jena</a>.</p>
<p>You need to consider the ADC or DAC resolution (or the number of bits), the reference voltage, what kind of digital interface (parallel, SPI, I2C), the signal-to-noise ratio.  It really depends on your application.  Any ADC/DAC datasheet will show you these parameters.</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Jena		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-14506</link>

		<dc:creator><![CDATA[Jena]]></dc:creator>
		<pubDate>Mon, 13 May 2013 03:02:15 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-14506</guid>

					<description><![CDATA[specification parameters that must be considered when choosing an ADC and a DAC other than INL?]]></description>
			<content:encoded><![CDATA[<p>specification parameters that must be considered when choosing an ADC and a DAC other than INL?</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Michael		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-9100</link>

		<dc:creator><![CDATA[Michael]]></dc:creator>
		<pubDate>Thu, 29 Nov 2012 14:10:37 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-9100</guid>

					<description><![CDATA[This is a very understandable and compact description. Thank you very much!]]></description>
			<content:encoded><![CDATA[<p>This is a very understandable and compact description. Thank you very much!</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Adrian S. Nastase		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-414</link>

		<dc:creator><![CDATA[Adrian S. Nastase]]></dc:creator>
		<pubDate>Thu, 17 Dec 2009 05:27:54 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-414</guid>

					<description><![CDATA[A DAC, like any other active component, has an offset and a gain error.  With calibration, one will determine what digital values should the DAC receive to output the exact absolute voltage level the system needs.  If the DAC is linear, a two point calibration would suffice to determine the exact linear transfer function.  Once you know the transfer function, the system is calibrated. 

If the DAC is non-linear, in other words, the INL is high, a two point calibration is not enough.  Depending on the DAC transfer function non-linearity, the calibration can be achieved with a few points and then interpolation, or with a look up table and interpolation.  

More about this in a future article.]]></description>
			<content:encoded><![CDATA[<p>A DAC, like any other active component, has an offset and a gain error.  With calibration, one will determine what digital values should the DAC receive to output the exact absolute voltage level the system needs.  If the DAC is linear, a two point calibration would suffice to determine the exact linear transfer function.  Once you know the transfer function, the system is calibrated. </p>
<p>If the DAC is non-linear, in other words, the INL is high, a two point calibration is not enough.  Depending on the DAC transfer function non-linearity, the calibration can be achieved with a few points and then interpolation, or with a look up table and interpolation.  </p>
<p>More about this in a future article.</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: salty23		</title>
		<link>https://masteringelectronicsdesign.com/an-adc-and-dac-integral-non-linearity-inl/#comment-412</link>

		<dc:creator><![CDATA[salty23]]></dc:creator>
		<pubDate>Wed, 16 Dec 2009 20:32:28 +0000</pubDate>
		<guid isPermaLink="false">http://masteringelectronicsdesign.com/?p=450#comment-412</guid>

					<description><![CDATA[You briefly wrote about the dac calibration.  How do you calibrate a DAC?]]></description>
			<content:encoded><![CDATA[<p>You briefly wrote about the dac calibration.  How do you calibrate a DAC?</p>
]]></content:encoded>
		
			</item>
	</channel>
</rss>
